

Claims

We claim:

1. 1. An electrical resistance determination method, comprising the steps of:

2. specifying as input to a computer readable program code a description of at least one

3. electrical network comprised by a first substrate, said description including specification of a

4. plurality of first ports on a first side of the first substrate for each electrical network such that all

5. of said first ports are electrically isolated from one another, said description further including

6. specification of a plurality of second ports on a second side of the first substrate for each

7. electrical network such that all of said second ports are electrically connected to a common

8. voltage; and

9. executing said computer readable program code by a processor of a computer system,

10. said executing including computing for a first electrical network of the at least one electrical

11. network an electrical resistance between each first port and port of the second ports.

1. 2. The method of claim 1, wherein the electrical resistance is an unadjusted electrical resistance

2. between each first port and the port of the second ports.

1. 3. The method of claim 1, wherein the electrical resistance is a nearest-neighbor adjusted

2. electrical resistance between each first port and the port of the second ports, said nearest-

3 neighbor adjusted electrical resistance being with respect to a second electrical network of the at
4 least one electrical network.

1 4. The method of claim 3, said nearest neighbor adjusted electrical resistance being determined
2 in accordance with Delaney Triangulation.

1 5. The method of claim 1, said executing further including displaying a perspective plot of said
2 computed electrical resistances as a bar oriented about normal to each first port on the first side
3 of the substrate, each bar having a height that is a monotonically increasing function of the
4 computed electrical resistance at the first port at which the bar is located, each bar having a color
5 or shade of gray that is reflective of a range of electrical resistances that encompasses the
6 computed electrical resistance at the first port at which the bar is located.

1 6. The method of claim 5, said monotonically increasing function being a linearly increasing
2 function.

1 7. The method of claim 5, said executing further including, in response to a selection of a bar B
2 of the perspective plot, displaying a numerical measure of the computed electrical resistance at
3 the first port that is associated with the bar B.

1 8. The method of claim 1, said computing including:
2 calculating a voltage at each said first port, given an electrical current specified at each
3 said first port; and
4 computing said electrical resistances from said specified electrical currents and said
5 calculated voltages.

1 9. The method of claim 1, said specifying including:
2 providing a design of the at least one electrical network comprised by the substrate; and
3 determining from said design said input to the computer readable program code.

1 10. The method of claim 1, wherein the first substrate comprises a chip carrier.

1 11. The method of claim 1, further comprising:
2 specifying as input to the computer readable program code a description of at least one
3 electrical network comprised by a second substrate, said description including specification of a
4 plurality of third ports on a side of the second substrate for each electrical network of the second
5 substrate such that all of said third ports are electrically isolated from one another; and
6 specifying as input to the computer readable program code a description of electrical
7 interconnections between the first ports of the first substrate and the third ports of the second
8 substrate, said computing of each said electrical resistance taking into account said electrical
9 interconnections and said at least one electrical network comprised by said second substrate.

1 12. The method of claim 11, wherein the first substrate comprises a chip carrier, and wherein the
2 second substrate comprises a semiconductor chip.

1 13. A computer program product, comprising a computer usable medium having a computer
2 readable program code embodied therein, wherein the computer readable program code is
3 adapted to perform an electrical resistance determination by a method comprising the steps of:
4 receiving input, said input including a description of at least one electrical network
5 comprised by a first substrate, said description including specification of a plurality of first ports
6 on a first side of the first substrate for each electrical network such that all of said first ports are
7 electrically isolated from one another, said description further including specification of a
8 plurality of second ports on a second side of the first substrate for each electrical network such
9 that all of said second ports are electrically connected to a common voltage; and
10 executing said computer readable program code by a processor of a computer system,
11 said executing including computing for a first electrical network of the at least one electrical
12 network an electrical resistance between each first port and a port of the second ports.

1 14. The computer program product of claim 13, wherein the electrical resistance is an unadjusted
2 electrical resistance between each first port and the port of the second ports.

1 15. The computer program product of claim 13, wherein the electrical resistance is a nearest-
2 neighbor adjusted electrical resistance between each first port and the port of the second ports,
3 said nearest-neighbor adjusted electrical resistance being with respect to a second electrical
4 network of the at least one electrical network.

1 16. The computer program product of claim 16, said nearest neighbor adjusted electrical
2 resistance being determined in accordance with Delaney Triangulation.

1 17. The computer program product of claim 13, said executing further including displaying a
2 perspective plot of said computed electrical resistances as a bar oriented about normal to each
3 first port on the first side of the substrate, each bar having a height that is a monotonically
4 increasing function of the computed electrical resistance at the first port at which the bar is
5 located, each bar having a color or shade of gray that is reflective of a range of electrical
6 resistances that encompasses the computed electrical resistance at the first port at which the bar is
7 located.

1 18. The computer program product of claim 17, said monotonically increasing function being a
2 linearly increasing function.

1 19. The computer program product of claim 17, said executing further including, in response to a
2 selection of a bar B of the perspective plot, displaying a numerical measure of the computed
3 electrical resistance at the first port that is associated with the bar B.

1 20. The computer program product of claim 13, said computing including:
2 calculating a voltage at each said first port, given an electrical current specified at each
3 said first port; and

4 computing said electrical resistances from said specified electrical currents and said
5 calculated voltages.

1 21. The computer program product of claim 13, said specifying including:
2 providing a design of the at least one electrical network comprised by the substrate; and
3 determining from said design said input to the computer readable program code.

1 22. The computer program product of claim 13, further comprising:
2 specifying as input to the computer readable program code a description of at least one
3 electrical network comprised by a second substrate, said description including specification of a
4 plurality of third ports on a side of the second substrate for each electrical network of the second
5 substrate such that all of said third ports are electrically isolated from one another; and
6 specifying as input to the computer readable program code a description of electrical
7 connections between the first ports of the first substrate and the third ports of the second
8 substrate, said computing of each said electrical resistance taking into account said electrical
9 interconnections and said at least one electrical network comprised by said second substrate.

1 23. The computer program product of claim 22, wherein the first substrate comprises a chip
2 carrier, and wherein the second substrate comprises a semiconductor chip.

1 24. An electronic package design method, comprising the steps of:

2 a) specifying as input to a computer readable program code a description of N electrical
3 networks comprised by a first substrate, said N electrical networks being denoted as electrical
4 networks E(1), E(2), ..., E(N), said description including an electrical path map of the N electrical
5 networks of the first substrate, said description further including specification of a plurality of
6 first ports on a first side of the first substrate for each electrical network such that all of said first
7 ports are electrically isolated from one another, said description further including specification of
8 a plurality of second ports on a second side of the first substrate for each electrical network such
9 that all of said second ports are electrically connected to a common voltage, said $N \geq 1$;

10 b) first executing said computer readable program code by a processor of a computer
11 system, said first executing including computing for each electrical network of the N electrical
12 networks an unadjusted electrical resistance between each first port and a port of the second
13 ports;

14 c) if $N=1$ then executing step h), else executing step d);

15 d) setting an integer $I = 1$ and setting an integer $J = 2$;

16 e) if $I \neq J$ then second executing said computer readable program code by the processor,

17 said second executing including computing for electrical network E(I) of the N electrical
18 networks a nearest-neighbor adjusted electrical resistance $R(I,J)$ of electrical network E(I) with
19 respect to electrical network E(J) between each first port of E(I) and a port of the second ports of
20 E(I), else executing step f);

21 f) if $J < N$ then incrementing J by 1 followed by executing step e), else executing step g);

22 g) if $I < N-1$ then incrementing I by 1 and setting $J=1$ followed by executing step e), else

23 executing step h);

24 h) determining whether a set of electrical resistances collectively satisfy acceptance
25 criteria, wherein the set of electrical resistances includes the computed unadjusted electrical
26 resistances, and wherein if $N > 1$ then the set of electrical resistances further includes the
27 computed nearest-neighbor adjusted electrical resistances; and

28 i) if the set of electrical resistances collectively satisfy said acceptance criteria then
29 terminating said method, else modifying said description of the N electrical networks so as to
30 increase a probability of satisfying said acceptance criteria followed by executing steps a)-i).

1 25. The method of claim 24, said $N = 1$.

1 26. The method of claim 24, said $N > 1$.

1 27. The method of claim 24, said second executing further including displaying a perspective
2 plot of said unadjusted electrical resistances for at least one electrical network of the N electrical
3 networks as a bar oriented about normal to each first port on the first side of the substrate, each
4 bar having a height that is a monotonically increasing function of the unadjusted electrical
5 resistance at the first port at which the bar is located, each bar having a color or shade of gray that
6 is reflective of a range of electrical resistances that encompasses the unadjusted electrical
7 resistance at the first port at which the bar is located.

1 28. The method of claim 24, said first executing further including displaying a perspective plot of
2 R(I,J) for the electrical network E(I) as a bar oriented about normal to each first port on the first
3 side of the substrate, each bar having a height that is a monotonically increasing function of
4 R(I,J) at the first port at which the bar is located, each bar having a color or shade of gray that is
5 reflective of a range of electrical resistances that encompasses R(I,J) at the first port at which the
6 bar is located.

1 29. The method of claim 24, said computing during said first executing including:
2 calculating a voltage at each said first port, given an electrical current specified at each
3 said first port; and
4 computing said unadjusted electrical resistances from said specified electrical currents
5 and said calculated voltages.

1 30. The method of claim 24, further comprising:
2 specifying as input to the computer readable program code a description of at least one
3 electrical network comprised by a second substrate, said description including specification of a
4 plurality of third ports on a side of the second substrate for each electrical network of the second
5 substrate such that all of said third ports are electrically isolated from one another; and
6 specifying as input to the computer readable program code a description of electrical
7 interconnections between the first ports of the first substrate and the third ports of the second

8 substrate, said computing in step b) of each said unadjusted electrical resistance taking into
9 account said electrical interconnections and said at least one electrical network comprised by said
10 second substrate.